hardcaml-yosys

Import Verilog designs into HardCaml
IN THIS PACKAGE
Module HardCamlYosys . Io
val write : out_channel -> Yosys_atd_t.t -> unit