hardcaml-yosys

Import Verilog designs into HardCaml
IN THIS PACKAGE

Parameters

module C : Cfg

Signature

module Wr : sig ... end
module Rd : sig ... end
val memory : layout:int array array -> wr:wr_port array -> rd:rd_port array -> HardCaml.Signal.Comb.t array