hardcaml-yosys

Import Verilog designs into HardCaml
IN THIS PACKAGE
Parameter #1 HardCamlYosys . Lvt . Multiport_regs . C
val abits : int
val dbits : int
val size : int