hardcaml-yosys

Import Verilog designs into HardCaml
IN THIS PACKAGE
module type Cells = sig ... end
module Make (C : Cells) : sig ... end