hardcaml-yosys

Import Verilog designs into HardCaml
IN THIS PACKAGE

Parameters

Signature

val wrapper : fn -> string * ( Cell.t -> cell )