hardcaml-yosys

Import Verilog designs into HardCaml
IN THIS PACKAGE
exception Invalid_parameter of string
exception Invalid_input of string
type !'a assoc = (string * 'a) list
val pstr : HardCaml.Signal.Types.parameter -> string
module Simlib : sig ... end
module Proof : sig ... end