package hardcaml_xilinx

  1. Overview
  2. Docs
package hardcaml_xilinx
Legend:
Library
Module
Module type
Parameter
Class
Class type
val create : ?showahead:Base.bool -> ?build_mode:Hardcaml.Build_mode.t -> ?fifo_memory_type:Fifo_memory_type.t -> ?nearly_full:Base.int -> ?nearly_empty:Base.int -> ?scope:Hardcaml.Scope.t -> Base.unit -> capacity:Base.int -> read_clock:Hardcaml.Signal.t -> write_clock:Hardcaml.Signal.t -> clear:Hardcaml.Signal.t -> write:Hardcaml.Signal.t -> d:Hardcaml.Signal.t -> read:Hardcaml.Signal.t -> Hardcaml.Signal.t Hardcaml.Fifo.t

Create a synchronous FIFO with the given capacity. If build_mode is Simulation a hardcaml model is generated. Otherwise a XPM primitive FIFO is instantiated.

If the overflow_check (resp underflow_check)) logic is enabled a write will not occur when the fifo is full (resp empty).

showahead reduces the fifo read latency from 1 to 0 cycles relative to rd.

In simulation mode, the write clock is ignored and the FIFO is effectively synchronous.

OCaml

Innovation. Community. Security.

GitHub Discord Twitter Peertube RSS
About
Changelog Releases Industrial Users Academic Users Why OCaml
Ecosystem
Packages Community Events OCaml Planet Jobs
Resources
Install OCaml Get Started Platform Tools Language Manual Standard Library API Books Exercises Papers OCaml Playground Logo
Policies
Carbon Footprint Governance Privacy Code of Conduct