hardcaml-yosys

Import Verilog designs into HardCaml
IN THIS PACKAGE

Parameters

module C : Cells

Signature

val proof : ?path:string -> ?postfix:string -> int C.P.t -> C.W.fn -> unit