hardcaml-yosys

Import Verilog designs into HardCaml
IN THIS PACKAGE
Module type HardCamlYosys . Techlib . Proof . Cells
module W : sig ... end
val cells : W.fn list
val get_input_width : int P.t -> int I.t
val get_output_width : int P.t -> int O.t